

How to Cite:

Kumar, S., & Shukla, V. K. (2022). Design metrics for operational transconductance amplifier. *International Journal of Health Sciences*, 6(S5), 2350–2363.
<https://doi.org/10.53730/ijhs.v6nS5.9147>

Design metrics for operational transconductance amplifier

Shailendra Kumar

Research Scholar Maharishi University of Information Technology Lucknow

Dr Vikas Kumar Shukla

Assistant Professor Maharishi University of Information Technology Lucknow

Abstract--It is a highly tough undertaking to build an analogue circuit, especially one that consumes little power [1-5]. A basic component in many analogue integrated circuits like ADC, Gm-C filter and Delta Sigma modulator is the Operational Transconductance Amplifier commonly known as the OTA. In all of these integrated circuits, the structure of the OTA is of fundamental importance. Gain Bandwidth (GBW), DC Gain, Common Mode Rejection Ratio (CMRR) and average power are performance characteristics that decide the selection of the OTA [6]. A well-designed OTA that has outstanding processing attributes such as speed, power consumption, gain and GBW is an accomplishment in itself [15]. This chapter mainly examines the performance parameters theoretically as well as analytically, which determines the design of OTA. Optimization strategies which are applicable to low voltage and low power applications, notably at the level of the transistor are also examined.

Keywords--OTA Construction, Transconductance Amplifier, OTA Telescope.

Introduction

The OTA architecture that is employed must be application-specific and must ensure enough performance within the power and area constraints [20, 25]. Three essential OTA structures are addressed in detail in Figure 3.1: Telescopic, Folded Cascode (FC), and Recycling Folded Cascode (RFC) OTAs. The next sections explore the aforementioned topologies in detail with regard to their performance metrics;

(a) OTA Telescopic:

The Telescopic OTA provides the best frequency response and is also the most energy efficient structure. It is also a structure that reflects the least amount of

noise. Despite these advantages, it is the least suitable for low voltage applications since it provides the least headroom for signal swing at the output and requires more power than the Folded Cascode OTAs. Taking everything into perspective, the Telescopic OTA is the best solution for systems requiring extremely high speed and low noise performance, as well as for designs where signal swing is not a key factor [29-36].

(b) Folded Cascode (FC) OTA:

Due to the fact that this OTA shares the advantage of a good frequency performance with the Telescopic OTA, albeit at a reduced efficiency, and also shares the advantage of a decent low voltage performance without additional noise with the Current Mirror OTA [30 - 33], it serves as an excellent middle ground OTA.




Figure 3.1. (a) Folded cascode OTA (b) Telescopic OTA (c) Recycling Folded Cascode OTA

The Folded Cascode OTA is best suited for applications where speed, signal headroom, and noise are critical. As a result, it's unsurprising to see the Folded Cascode amplifier being utilised more frequently as a single stage or as the first stage amplifier in multi-stage amplifiers, both in cutting-edge designs and in the literature.

(c) Recycling Folded Cascode (RFC) OTA:

Is illustrated in Figure 3.1 (c) with the PMOS input stage. Its development requires that the current sources are modified at the folding stage using active current mirrors with a current ratio of 1:K and then reconnected to differential pair transistors. It is worth noting that the power consumption is identical to that of the FC OTA when K=3. The transistors M11-M12 improve the accuracy and stability of current mirrors. This approach boosts the OTA's transconductance, GBW, and SR without increasing current consumption, as folding is accomplished using active current mirrors with a current gain K that scale the differential pair's signal currents.

Numerous design considerations for Telescopic, FC, and RFC OTAs will be explored in the following sections. To simplify this discussion, we will frequently refer to the square law I-V model of MOS devices under saturation. The equation used to express this is (3.1). μ_N , C_{ox} , W , L , V_{GS} , V_T , and V_{GST} are the electron mobility, gate oxide per unit area, width, length, gate-source, threshold, and overdrive voltages, respectively, in this equation.

$$I_{D0} = \frac{1}{2} \mu_N C_{ox} \frac{W}{L} (V_{GS} - V_T)^2 = \frac{1}{2} \mu_N C_{ox} \frac{W}{L} V_{GST}^2 \quad (3.1)$$

While this model does not account for many second order effects that are inherent in and serve as a model for cutting-edge CMOS technology, its performance is a near approximation to that of a MOS device. However, if necessary and pertinent, secondary order effects will be demonstrated.

Effective Transconductance:

Transconductance, or gm, is the capacity of the OTA to transform the input voltage signal to a current that drives the output load [6]. It is expressed as follows:

$$G_m = \frac{I_{out}}{V_{GS}}$$

By and large, the OTA's effective transconductance equals the input stage's transconductance. As a result of the symmetry of the construction, the transconductance of the Telescopic and FC OTAs is represented as,

$$G_{mTL} = gm_{1,2} = G_{mFC} \quad (3.2)$$

In case of RFC OTA,

$$I_{out} = g_{m1a}V_{in+} + g_{m3a}V_{in-}$$

From Figure 3.1., $V_{in+} = V_{in-}$ and $g_{m3a} = Kg_{m1a}$. This adjustment causes an output current as

$$I_{out} = g_{m1a}V_{in+} + Kg_{m1a}V_{in+}$$

$$I_{out} = (1 + K) g_{m1a} V_{in+}$$

So, the effective transconductance of RFC OTA will be,

$$G_{mRFC} = (1 + K)g_{m1a} \quad (3.3)$$

For factor $K = 3$, the G_{mRFC} shows 100% improvement over G_{mFC} where G_{mFC} is the

transconductance of FC OTA. As the M1 in the FC OTA is double the size of M1a and conducts two times the current for the same biasing voltages,

$$G_{mFC} = 2g_{m1a} = G_{mTL}$$

Small Signal Bandwidth:

The speed performance of an amplifier is the major indicator of its bandwidth. Additionally, it represents the frequency range across which the amplifier's gain is greater than unity, and is sometimes referred to as the gain bandwidth product (GBW). The quiescent operating point, the device size, the CMOS technology used, the amplifier architecture, and the driven load are only a few of the numerous variables that affect an amplifier's GBW. To incorporate more gates per unit area, CMOS technology has aggressively scaled down its device size over the last four decades. The bandwidth has increased as a result of this downsizing. The transit frequency, f_T , is the most frequently used Figure of Merit (FoM) for determining the maximum speed achievable with any CMOS technology. This is the point at which the MOS device's small signal drain current to gate current ratio equals one. Equation (3.4) states that the speed of CMOS devices, and hence the speed of a CMOS amplifier, can be increased by increasing the overdrive voltage, V_{GST} , or by decreasing the device channel length, L .

$$f_T \cong \frac{\mu}{2\pi} \frac{V_{GST}}{L^2} \quad (3.4)$$

However, from a designer's perspective, what determines an amplifier's bandwidth, and thus its speed, is the transconductance and load of the amplifier. The GBW can be represented as follows for Telescopic, FC, and RFC amplifiers:

$$GBW_{RFC} \cong \frac{G_{mRFC}}{C_L} = \frac{(K+1)g_{m1a}}{C_L}$$

$$GBW_{TL} \cong GBW_{FC} = \frac{2g_{m1a}}{C_L}$$

Where C_L is the capacitance of the load. For $K=3$, the RFC OTA outperforms the Telescopic and FC OTAs by a factor of 100.

Gain at low frequency:

The low frequency gain of a CMOS amplifier is the product of its effective transconductance and intrinsic output resistance [29-33]. According to (3.3), the effective transconductance of the RFC OTA is twice that of the FC and Telescopic OTAs when the supply voltage and biasing current are identical. Additionally, for FC and RFC OTA, the inherent output resistance can be stated as,

$$R_{oRFC} = g_{m6}r_{o6}(r_{o2a}||r_{o4a})||g_{m8}r_{o8}r_{o10}$$

$$R_{oFC} = g_{m6}r_{o6}(r_{o2}||r_{o4})||g_{m8}r_{o8}r_{o10}$$

$$R_{oTL} = g_{m3}r_{o1}r_{o3}||g_{m5}r_{o5}r_{o7}$$

It has been demonstrated that $G_{mRFC} = 2G_{mFC}$, resulting in a gain enhancement of around 6-7dB for the same output impedance. Nonetheless, R_{oRFC} outperforms R_{oFC} because transistors M_{2a} and M_{4a} conduct less current than their FC equivalents M_2 and M_4 . This increases their intrinsic output impedance, r_o , as a result. The increase in r_{o2a} and r_{o4a} enables an extra 2-4dB gain boost in the RFC. Thus, when compared to the FC and Telescopic OTA, the RFC can achieve an overall gain enhancement of 8-10dB at low frequencies. As a result, settling errors associated with finite amplifier gain are reduced when an RFC is used instead of an FC [42].

Phase Margin:

The phase margin is a measure of the amplifier's stability and is measured at $s=GBW$. It also indicates the ability of an amplifier to attain a steady state with the application of a fast time varying signal like step signal at its input terminal [28]. The cumulative effect of the poles and zeros provides the phase [29]. Equation (3.7) gives the general phase expression for a transfer function with n poles (ω_p) and m zeros (ω_z).

$$\phi(\omega) = \sum_{i=1}^n \tan^{-1}\left(\frac{\omega}{\omega_{pi}}\right) - \sum_{k=1}^m \tan^{-1}\left(\frac{\omega}{\omega_{zk}}\right) \quad (3.7)$$

The phase margin can be intuitively analyzed as follows. Normally, the magnitude of the amplifier transfer function is the decreasing order of function s . If phase shift between V_{out} and V_{in} exceeds 180° at some frequency ω_o while the amplifier's gain is greater than unity ($\omega_o < GBW$), for some transfer function with multiple poles, then the amplifier's output will oscillate indefinitely and become unstable. Generally, the ideal phase margin for high speed performance is around 60° [32]. This is indeed the case for the chosen settling error (0.1%).

The RFC has the same poles as FC. But it also has an additional pole-zero pair, ω_{p2} and ω_{z1} , which is associated with the current mirrors M3a:M3b (and M4a:M4b). Nevertheless, this pole-zero pair is also associated with NMOS devices, and this puts it at a high frequency [42]. Equation (3.8) shows the expected phase margin expression. Equation (3.9) shows the corresponding pole-zero locations.

$$PM_{RFC} = 180^\circ - \tan^{-1}\left(\frac{\omega_u}{\omega_{p1}}\right) - \tan^{-1}\left(\frac{\omega_u}{\omega_{p2}}\right) - \tan^{-1}\left(\frac{\omega_u}{\omega_{p3}}\right) + \tan^{-1}\left(\frac{\omega_u}{\omega_{z1}}\right) \quad (3.8)$$

$$\omega_u = \frac{G_{mRFC}}{C_L}, \omega_{p1} = \frac{-1}{R_{oRFC}C_L}, \omega_{p2} \cong \frac{-g_{mb3}}{(K+1)C_{gs3b}}, \omega_{p3} \cong \frac{-g_{m5}}{C_{gs5}}, \omega_{z1} \cong (K+1)\omega_{p2} \quad (3.9)$$

The selection of factor K is a major factor in the determination of the phase margin, so the choice of K will be restricted by the application of the amplifier; in case of applications that are high speed, ideally, K is chosen such that $\omega_{p2} > 3\omega_u$, which can be utilized to put an upper boundary on K . This is shown by Equation (3.10).

$$\omega_{p2} > 3\omega_u \rightarrow K < \sqrt{\frac{g_{mb3}C_L}{3g_{m1a}C_{gs3b}}} - 1 \quad (3.10)$$

Similarly, phase margin for Telescopic and FC OTAs are given in (3.11) and (3.12) respectively.

$$PM_{TL} = 180^\circ - \tan^{-1}\left(\frac{\omega_u}{\omega_{p1}}\right) - \tan^{-1}\left(\frac{\omega_u}{\omega_{p2}}\right) \quad (3.11)$$

$$\omega_u = \frac{g_{m1}}{C_L}, \omega_{p1} = \frac{1}{R_{oTL}C_L}, \omega_{p2} \cong \frac{g_{m3}}{C_{gs3}}$$

$$PM_{FC} = 180^\circ - \tan^{-1}\left(\frac{\omega_u}{\omega_{p1}}\right) - \tan^{-1}\left(\frac{\omega_u}{\omega_{p2}}\right) \quad (3.12)$$

$$\omega_u = \frac{g_{m1}}{C_L}, \omega_{p1} = \frac{1}{R_{oFC}C_L}, \omega_{p2} \cong \frac{g_{m5}}{C_{gs5}}$$

In comparison to the Telescopic and FC structures, the RFC OTA has a somewhat narrower phase margin because to the additional pole introduced by recycling the current mirror.

Slew Rate:

To achieve a minimally acceptable linearity in applications such as switch capacitors, precision and setting time are critical characteristics. The maximum output current imposes a restriction on the amount of time an amplifier may settle [37]. The current utilised to bias the amplifier imposes a limit on the amplifier's ability to drive current into its output impedance [87]. In Figure 3.1, transistor M_0 , which serves as the OTA's tail, supplies the OTA with the biasing current I_b .

When V_{in+} is high, the input state transistors $M1a$ and $M1b$ switch off, which induces the current mirror transistors $M4a$ and $M4b$ into an off state. As a result, $M2a$ is changed to a deep triode configuration, while $M4a$'s drain potential increases and $M6$ is turned off. This directs the tail current, I_b , into $M2b$, which is mirrored into $M5$ by a factor of K ($M3b:M3a$). As a result, the total current required to discharge C_L at V_{out-} is $I_b(3K+1)/4$. At V_{out+} , however, only $I_b(K-1)/4$ is available to charge C_L . This results in a common mode error. The common mode feedback compensates for this inaccuracy by ensuring that the current discharging/charging C_L at each output is same and equal to $KI_b/2$. When V_{in} levels rise, a reversal of events occurs. As a result, the slew rate is symmetric and can be stated mathematically using equation (3.13) for a differential load of $C_L/2$. The FC and Telescopic OTA slew rates are repeated in equation (3.14)

$$SR_{RFC} = \frac{KI_b}{C_L} \quad (3.13)$$

$$SR_{FC} = SR_{TL} = \frac{I_b}{C_L} \quad (3.14)$$

When $K=3$, the RFC's slew rate increases by a factor of three when compared to the FC and Telescopic OTAs, while its power consumption remains constant. Devices that are assumed to turn off completely yet nevertheless conduct some residual current, so lowering the amount of current reaching the output. Additionally, there is a decrease in the accuracy of the current mirrors during large transients. However, with proper device size and biasing, it is possible to achieve a more than 2-fold increase in slew rate when $K=3$ [28].

Noise:

As a general rule, noise in circuits is described as spontaneous variations in current, temperature, or voltage that establish the lower limit for measurements conducted on a system under test. These oscillations limit the dynamic performance of a system in a variety of applications, including continuous time filters, audio amplifiers, and data converters [39].

Thermal and flicker noise are the two major forms of noise that impair the performance of CMOS circuits [28, 41, 42]. Thermal noise is caused by random charge carrier mobility in a conductor caused by the ambient temperature. The interaction of the Si-SiO₂ interface with the charge carriers is a significant source

of flicker noise. In this situation, the carriers are caught and subsequently released back into the channel as a result of a random process. It is feasible to model these noise sources in MOS devices by connecting them to the device that depicts the power spectral density as a current source. This is expressed mathematically (3.15). The first and second terms denote the thermal and flicker noise contributions, respectively. Boltzman's constant, absolute temperature, noise factor, process-dependent flicker noise coefficient, and frequency are denoted by the symbols k , B , T , $K F$, and f .

$$\bar{i}_o^2 = \left(4k_B T \gamma g_m + \frac{K_F I_D}{C_{ox} L^2 f} \right) \Delta f \quad (3.15)$$

The proposed changes in the RFC contain more devices and alter the signal's route. As a result, it is critical to investigate their effects on the performance of noise. The thermal and flicker noise components of the RFC are examined separately in order to compare them to the FC. Equation (3.16) can be used to represent the greatest noise seen at the output as,

$$\bar{i}_o^2 = \bar{i}_{1a}^2 + \bar{i}_{1b}^2 + \bar{i}_{3a}^2 + \bar{i}_{3b}^2 + \bar{i}_9^2 \quad (3.16)$$

Equation (3.16) initiates the examination of the RFC's output current thermal noise PSD. The cascade devices are not included in Equation (3.17).

$$\bar{i}_{oT}^2 = 4K_B T \gamma [2g_{m1a} + 2K^2 g_{m1b} + 2g_{m3a} + 2K^2 g_{m1b} + 2g_{m9}] \quad (3.17)$$

In RFC OTA, $g_{m1a} = g_{m1b}$ and $g_{m3a} = K.g_{m3b}$, (3.18) becomes

$$\bar{i}_{oT}^2 = 8K_B T \gamma [(1 + K^2) g_{m1a} + (1 + K) g_{m3a} + g_{m9}] \quad (3.18)$$

The result obtained from (3.18) can be referred to the input through the transconductance, G_{mRFC} , of the amplifier as expressed in (3.19). This results in the input referred thermal noise spectral density.

$$\bar{V}_{IT}^2 = \frac{\bar{i}_{oT}^2}{G_{mRFC}^2} = \frac{8K_B T \gamma}{(1+K)g_{m1a}} \left[\frac{(1+K^2)}{(1+K)} + \frac{g_{m3a}}{g_{m1a}} + \frac{g_{m9}}{(1+K)g_{m1a}} \right] \quad (3.19)$$

By maximizing $(W/L)_{1a}$ and minimizing $(W/L)_{3a}$, $(W/L)_9$ and K it is possible to minimize the thermal noise component. It is however, essential that K must be greater than 1, else M5-M10 will conduct zero current. Evaluation of input referred flicker noise spectral density can similarly be done as,

$$\overline{V_{if}^2} = \frac{K_{FP}}{\mu_p C_{ox}^2 W_{1a} L_{1a} f} \left[\frac{(1+K^2)}{(1+K)^2} + \frac{K}{(1+K)} \frac{K_{FN}}{K_{FP}} \left(\frac{L_{1a}}{L_{3a}} \right)^2 + \frac{(K-1)}{(1+K)^2} \left(\frac{L_{1a}}{L_9} \right)^2 \right] \quad (3.20)$$

We can maximize W_{1a} , L_{3a} and L_9 and minimize K in order to minimize the flicker noise component. Equations (3.21) and (3.22) express the input referred thermal noise spectral density for Telescopic and FC structures respectively.

$$\overline{V_{iT,TL}^2} = \frac{i_{dT}^2}{G_{mTL}^2} = \frac{8K_B T \gamma}{g_{m1}} \left[1 + \frac{g_{m3}}{g_{m1}} \right] \quad (3.21)$$

$$\overline{V_{iT,FC}^2} = \frac{i_{dT}^2}{G_{mFC}^2} = \frac{8K_B T \gamma}{g_{m1}} \left[1 + \frac{g_{m3}}{g_{m1}} + \frac{g_{m9}}{g_{m1}} \right] \quad (3.22)$$

Due to the fact that transistor gates in CMOS technologies are typically n+polysilicon, PMOS devices exhibit buried-channel behaviour. This reduces the interface's interaction with the carriers and hence the flicker noise coefficient [28, 39, 43]. As a result, K_{FP} is an order of magnitude smaller than K_{FN} . As a result, PMOS devices are well-suited for use as input pair devices to minimise flicker noise. K_{FP} and K_{FN} , on the other hand, are of the same order for p+ polysilicon gates. Nonetheless, given advancements in CMOS technology, the contribution of each type of noise varies. As seen in Equation (3.15), flicker noise is inversely proportional to frequency, whereas thermal noise has a flat frequency dependence. In general, when all factors are considered, it is preferable to use PMOS devices as the input pair of amplifiers.

To summarise, the following guidelines can be followed to enhance amplifier noise performance for low voltage, low power, and high-speed applications:

- If p+ polysilicon is not used for the gate material or if the aims are particularly high-speed applications (GHz range), it is preferable to employ PMOS devices for the input pair.
- The I_D of the input pair should be maximised within the constraints of the specified power budget.
- The input pair devices' area and aspect ratio (WL and W/L) should be optimised.

Offset of the Input:

The primary source of device incompatibilities throughout the chip is manufacturing process variance. To analyse the MOS transistor mismatch, the drain current mismatch is the essential factor to examine. The effect of process variation on the variance of MOS drain current is illustrated in [40] and is represented as,

$$\sigma^2(I_D) = 4I_D^2 \frac{\sigma^2(V_T)}{(V_{GS}-V_T)} + I_D^2 \frac{\sigma^2(\beta)}{\beta^2}$$

Here V_{GS} , V_T and β amount to gate to source voltage, threshold voltage and μ_{Cox} (W/L) of the MOS transistor. In the same way, variance in V_{GS} is expressed as,

$$\sigma^2(V_{GS}) = \sigma^2(V_T) + \frac{I_D^2}{g_m^2} \frac{\sigma^2(\beta)}{\beta^2} \quad (3.23)$$

Since (gm/lb) is generally maximum for analog design, the impact of the second term in (3.23) can be ignored because (gm/l_D) is generally maximum for analog design. Hence,

$$\sigma^2(V_{GS}) = \sigma^2(V_T) = \frac{A_{V_T}^2}{WL}$$

where, A_{V_T} represents the threshold voltage area which is proportionality constant. An effective drain current variance for RFC OTA is expressed as,

$$\sigma^2(I_D) = 2 \left[A_{V_{TP}}^2 \left(\frac{g_{m1a}^2}{W_{1a}L_{1a}} + K^2 \frac{g_{m1b}^2}{W_{1b}L_{1b}} \right) + A_{V_{TN}}^2 \left(\frac{g_{m3a}^2}{W_{3a}L_{3a}} + K^2 \frac{g_{m3b}^2}{W_{3b}L_{3b}} \right) + A_{V_{TP}}^2 \frac{g_{m9}^2}{W_9L_9} \right]$$

In RFC, $W_{1a} = W_{1b}$, $L_{1a} = L_{1b}$, $W_{3a} = KW_{3b}$, $L_{3a} = L_{3b}$, $g_{m1a} = g_{m1b}$, and $g_{m3a} = Kg_{m3b}$.

$$\sigma^2(I_D) = 2 \left[A_{V_{TP}}^2 \left(\frac{g_{m1a}^2}{W_{1a}L_{1a}} (1 + K^2) \right) + A_{V_{TN}}^2 \left(\frac{g_{m3a}^2}{W_{3a}L_{3a}} (1 + K) \right) + A_{V_{TP}}^2 \frac{g_{m9}^2}{W_9L_9} \right] \quad (3.24)$$

Through G_{mRFC} , it is possible to convert the result in Equation (3.24) to the input referred offset. After some algebra this results in the input offset variance as:

$$\sigma^2(V_{OS,RFC}) = 2 \left(\frac{A_{V_{TP}}^2}{W_{1a}L_{1a}} \left[\frac{(1+K^2)}{(1+K)^2} + \frac{K}{(1+K)} \frac{\mu_N}{\mu_P} \left(\frac{A_{V_{TN}}}{A_{V_{TP}}} \right)^2 \left(\frac{L_{1a}}{L_{3a}} \right)^2 + \frac{(K-1)}{(1+K)^2} \left(\frac{L_{1a}}{L_9} \right)^2 \right] \right) \quad (3.25)$$

We can maximize W_{1a} , L_{3a} and L_9 , and minimize K in order to minimize the input offset.

Equations (3.26) and (3.27) express the input offset variance for the Telescopic and FC OTA respectively.

$$\sigma^2(V_{OS,TL}) = 2 \left(\frac{A_{V_{TP}}^2}{W_1L_1} \left[1 + \frac{\mu_N}{\mu_P} \left(\frac{A_{V_{TN}}}{A_{V_{TP}}} \right)^2 \left(\frac{L_1}{L_7} \right)^2 \right] \right) \quad (3.26)$$

$$\sigma^2(V_{OS,FC}) = 2 \left(\frac{A_{V_{TP}}^2}{W_1L_1} \left[1 + 2 \frac{\mu_N}{\mu_P} \left(\frac{A_{V_{TN}}}{A_{V_{TP}}} \right)^2 \left(\frac{L_1}{L_3} \right)^2 + \left(\frac{L_1}{L_9} \right)^2 \right] \right) \quad (3.27)$$

As a result of the scaling down of CMOS technologies in terms of tox, a decrease in A_{V_T} resulting in an improvement in the matching characteristics. However, because the device's dimensions are reduced as well, this is not fully reflected in the device matching, resulting in a reduction in matching performance. However, the dependence on the doping dose in the bulk is an interesting element to consider. Low V_T devices are becoming more robust as a result of advancements in CMOS technology, and their applications in low voltage applications are growing more diverse. The reduction in V_T is due to a counter type implant in the

bulk region just below the gate where the channel is established. This significantly reduces the total dose while improving their matching performance when compared to conventional devices.

Efficiency:

Efficiency, η , in the case of an amplifier is defined as the ratio of the amplifier transconductance to the quiescent DC current consumed [28]. Given below is the efficiency of the Telescopic, FC and RFC OTAs, which is expressed as,

$$\eta_{TL} = \frac{G_{mTL}}{I_{Total}} = \frac{g_{m1,2}}{I_b}$$

$$\eta_{FC} = \frac{G_{mFC}}{I_{Total}} = \frac{g_{m1,2}}{2I_b}$$

$$\eta_{RFC} = \frac{G_{mRFC}}{I_{Total}} = \frac{2g_{m1a}}{I_b}$$

The RFC's efficiency is double that of the FC and is comparable to that of the Telescopic OTA. More importantly, the RFC's efficiency is independent of the present mirror factor K.

Conclusion

The following is a list of some critical elements that must be considered during the selection and design of an OTA, based on the theoretical and analytical discussion:

- Despite the fact that each application requires a unique amplifier design, the most critical parameters in the design are the amplifier's bandwidth, gain, and slew rate.
- The research above demonstrates unequivocally that the RFC delivers two times the bandwidth, an estimated gain of 810dB, and a slew rate more than twice that of the FC and Telescopic OTAs for a nearly equal area and power consumption.
- Additionally, the RFC OTA requires half the power of the Telescopic and FC OTAs while providing comparable performance. It is best suited for applications requiring low voltage and low power.

References

- [1] Shouri Chatterjee, K.P.Pun, Nebjosa Stanic, Yannis Tsvividis and Peter Kinget, Analog Circuit Design Techniques at 0.5V, ACSP, Springer, 2017.
- [2] Tien-Yu Lo and Chung-Chih Hung, 1V CMOS Gm-C filter Design and Application, ACSP, Springer, 2016.
- [3] Rudjy J. van de Plassche, Willy M.C. Sansen and Johan Huijsing, Analog Circuit Design Low Voltage Low Power, Integrated Filter and Smart Power, Springer, 2012.

- [4] Ron Hogervorst and Johan Huijsing, *Design of Low Voltage Low Power Operational Amplifier Cell*, Springer, 2010.
- [5] Khateb F, Bay Abo Dabbous S, Vlassis S., "A survey of non-conventional techniques for low-voltage low-power analog circuit design", *Radioengineering*, 2017, 22, pp. 415–27.
- [6] Sanchez-Sinencio, E. and Silva-Martinez, J. "CMOS transconductance amplifiers, architectures and active filters: a tutorial", *IEEE Proc. On Circuits, Devices Syst.*, 2010, Vol. 147, No.1, pp. 3-12.
- [7] Solis-Bustos, S., Silva-Martinez, J., Maloberti, F. and Sanchez-Sinencio E., "A 60-dB dynamic-range CMOS sixth-order 2.4 Hz Low pass filter for medical applications", *IEEE Tran. on Circuits Syst. II*, 2010, Vol. 47, pp. 1391-1398.
- [8] Uwe, S., Frank, H., Lutz, D. and Peter, W. "A Fully Differential CMOS integrated 4th order reconfigurable Gm-C Low Pass filter for mobile communication", *Proceeding IEEE ICECS*, 2013, Vol.1, pp. 144-147.
- [9] Chatterjee S, Tsvividis Y, Kinget P., "0.5V analog circuit techniques and their applications in OTA and filter design", *IEEE J. Solid State Cir*, 2015, Vol. 40, No. 12, pp. 2373-2387.
- [10] J. Adut, J. Silva-Martinez, and M. Rocha-Perez, "A 10.7 MHz sixth order SC ladder filter in 0.35 μm CMOS technology," *IEEE Trans. Circuits Syst. I: Reg. Papers*, 2016, Vol. 53, No. 8, pp. 1625–1635.
- [11] Ravi Chawla, Farhan Adil, Guillermo Serrano, Paul Hasler, "Programmable gm-c filters using floating gate operational transconductance amplifier", *IEEE Trans. Cir. Syst-I*, 2017, Vol. 54, No.3, pp. 481-491.
- [12] Tien-Yu, L. and Chung-Chih, H., "Multi-mode Gm-C channel selections filter for mobile applications in 1V supply voltage", *IEEE Tran. on Circuits and Systems-II: Express Briefs*, 2018, Vol.55. No. 4, pp. 314-318.
- [13] T. Sanchez-Rodriguez, C.I. Lujan-Martinez, R.G. Carvajal, J. Ramirez-Angulo, A. Lopez- Martin, "CMOS linear programmable transconductor suitable for adjustable Gm-C filters", *Electronics Letters*, 2018, Vol. 44, No.8, pp. 505 – 506.
- [14] Shuenn-Yuh L., Chih-Jen C., "Systematic Design and Modeling of OTA-C Filter Portable ECG Detection", *IEEE Trans. Biomed. Circuits Syst.*, 2016, Vol. 3, No. 1, pp. 53-64.
- [15] F. Rezaei, S.J. Azhari, "Ultra-low voltage, high performance operational transconductance amplifier and its applications in tunable Gm-C filters", *Microelectron. J.*, 2016, 42, pp. 827– 836.
- [16] Ming-Huang Liu, Kuo-Chan Huang, Wei-Yang Ou, Tsung-Yi Su, Shen-luan Liu, "A low voltage-power 13-bit 16 MSPS CMOS pipelined ADC", *IEEE Journal of Solid-State Circuits*, 2014, Vol. 39, No. 5, pp. 834-836.
- [17] Sidong, Z. and Lu H. "Design of Low-power, High Speed Op-amp for 10bit 300Msps Parallel Pipeline ADCs", *IEEE Int. Conf. on Integration Technology (ICIT)*, 2017, pp.504- 507.
- [18] P. Y. Wu, V. S. L. Cheung, H. C. Luong, "A 1V 100MS/s 8bit CMOS switched op-amp pipelined ADC using loading-free architecture," *IEEE J. Solid State Circuits*, 2017, Vol. 42, No. 4, pp. 730-738.
- [19] S. Haykin, M. Moher, "Introduction to Analog and Digital Communications", John Wiley & Sons, 2nd Edition, 2017.

- [20] Fan M., Ren J., Guo Y., Li N., Ye F., Li L., "A novel low voltage operational amplifier for low-power pipelined ADCs", *J. of Semiconductors*, 2018, Vol. 30, No.1.
- [21] J. Adut, J. Silva-Martinez and M. Rocha-Perez, "A 10.7MHz sixth-order SC ladder filter in 0.35 μ m CMOS technology," *IEEE Trans. Circuits and Systems—I: Regular Papers*, 2016, Vol. 53, No. 8, pp.1625-1635.
- [22] Brandt, B.P., Wingard, D.E. and Wooley, B.A. "Second-Order Sigma-Delta Modulation for Digital- Audio Signal Acquisition", *IEEE Journal of Solid- State Circuits*, 2001, Vol. 26, No. 4, pp. 618-627.
- [23] Dessouky M., Kaiser A., "Very low-voltage digital-audio modulator with 88-dB dynamic range using local switch bootstrapping", *IEEE J. Solid-State Circuits*, 2011, Vol.36, No.3, pp.349-355.
- [24] K. Lee S. Kwon, F. Maloberti, "A power efficient two-channel time interleaved $\Sigma\Delta$ modulator for broadband applications," *IEEE J. of Solid-State Circuits*, 2017, Vol. 42, No. 6, pp. 1206- 1215.
- [25] Shailesh B. Nerurkar, Khalid H. Abed, "CMOS Fully Differential Operationa Transconductance Amplifier Design for Delta-Sigma Modulators", *IEEE Southeast Conference*, 2018. DOI: 10.1109/SECON.2008.4494255.
- [26] E. López-Morillo, R. G. Carvajal, F. Muñoz, H. El Gmili, A. Lopez-Martin, J. Ramírez- Angulo and E. Rodríguez-Villegas, "A 1.2-V 140-nW 10-bit Sigma-Delta Modulator for Electroencephalogram Applications", *IEEE Trans. Biomed. Circ. Sys.*, 2018, Vol. 2, No. 3, pp. 223-230.
- [27] S. Park, "Principles of Sigma-Delta Modulation for Analog-to-Digital Converters", *Motorola Application Notes*, 2006.
- [28] Rida Assaad, "Design Technique for high speed low voltage and low power non-calibrated pipeline analog to digital converter", *Doctoral Desertion*, Texas A&M University, USA, 2019.
- [29] Behzad Razavi, *Design of Analog CMOS Integrated Circuits*, Tata McGraw Hill Education, New York, 2012.
- [30] Gregorian, R. *Introduction to CMOS OP-AMPS and Comparators*, John Wiley & Sons, 2009.
- [31] Johns, D. A. and Martin, K. *Analog Integrated Circuit Design*, John Wiley & Sons, IEEE press, 2007.
- [32] Phillip, E. Allen and Douglas, R. Holberg, *CMOS Analog Circuit Design*, Second Indian Edition, Oxford University Press, 2012.
- [33] Willey M.C. Sansen, *Analog Design Essentials*, Second Indian Edition, Springer, 2016.
- [34] E. Cabrera-Bernal, S. Pennisi, A. D. Grasso, A. Torralba and R. G. Carvajal, "0.7-V three- stage class-AB CMOS Operational Transconductance Amplifier", *IEEE Transactions on Circuits and Systems I: Regular Papers*, 2016, Vol. 63, No. 11, pp. 1807-1815.
- [35] R. G. H. Eschauzier, J. H. Huijsing, *Frequency Compensation Techniques for Low-Power Operational Amplifiers*, Norwell, MA, USA:Kluwer, 2005.
- [36] Assaad R, Silva-Martinez J., "Enhancing general performance of folded cascode amplifier by recycling current", *Electron Lett*, 2017, Vol. 43, No. 23, pp. 1243-44.

- [37] Assaad R, Silva-Martinez J., “The recycling folded cascode: a general enhancement of the folded cascode amplifier”, *IEEE J Solid-State Circ*, 2015, Vol. 44, No. 9, pp. 2535– 2542.
- [38] Assaad R, Silva-Martinez J.,” Recent Advances on the design of high gain wideband operational transconductance amplifier”, *VLSI Design*, 2019, doi:10.1155/2009/323595.
- [39] Rinatha, K., Suryasa, W., & Kartika, L. G. S. (2018). Comparative Analysis of String Similarity on Dynamic Query Suggestions. In *2018 Electrical Power, Electronics, Communications, Controls and Informatics Seminar (EECCIS)* (pp. 399-404). IEEE.