Half diagonal matrix codes for reliable embedded memories

K Neelima; C. Subhas

doi:10.53730/ijhs.v6nS2.8117

Authors

K Neelima
neelumtech17@gmail.com
Research Scholar, Department of Electronics and Communication Engineering, Jawaharlal Nehru Technological University Ananthapur, Ananthapuramu, India – 515002
C. Subhas Professor and Head of ECE Department, Vice-Principal, Jawaharlal Nehru Technological University Ananthapur College of Engineering, Kalikiri, India – 517234

Keywords:

adjacent multi-bit errors, bit overhead, code rate, error detecting, correcting codes, redundant bits

Abstract

Reliability of embedded memories is dependent on at-speed rated correction capability of error detection and correction codes. Many critical applications like medical databases, rocket launch details stored in memories require accurate data and which cause major human losses or economy losses even if a 1% of data is compromised. This paper focuses on developing improved reliable error detection and correction codes with minimum redundant bits and maximum code rate. The decoder uses the concept of Encoder Reuse Technique along with the Modulo-2 addition to calculate syndrome, error location and correction of data bits when data is read from memory. The codes are represented in verilog hardware description language and simulated in the Tool Xilinx ISE 14.5 for XC7Z020-1CLG484 FPGA. The codes are evaluated for their performance in terms of technology parameters like area, delay, power, power – delay product, etc. Also for other parameters like bit overhead, code rate, code efficiency, correction coverage, correction efficiency, etc and correction coverage per cost for combined evaluation. The implemented half diagonal code is more effective as compared to existing matrix codes, it reduces bit overhead at least by 5.5% to 46.96% and coding rate increased at least by 16.74% to 23.85%.

Downloads

Download data is not yet available.

References

Shivani Tambatkar, Siddharth Narayana Menon, Sudarshan.V, M.Vinodhini and N.S.Murty, “Error Detection and Correction in Semiconductor Memories using 3D Parity Check Code with Hamming Code” International Conference on Communication and Signal Processing, April 6-8, 2017, India, pp. 0974-0978.

S. Sharma and P. Vijayakumar, "An HVD based error detection and correction of soft errors in semiconductor memories used for space applications," 2012 International Conference on Devices, Circuits and Systems (ICDCS), Coimbatore, 2012, pp. 563-567.

Vishal Badole, Amit Udawat, “Implementation of Multidirectional Parity Check Code Using Hamming Code for Error Detection and Correction,” International Journal of Research in Advent Technology, Vol.2, No.5, May 2014, E-ISSN: 2321-9637, pp. 1-6.

Md. Shamimur Rahman, Muhammad Sheikh Sadi, Sakib Ahammed and Jan Jurjens, ”Soft Error Tolerance using Horizontal – Vertical Double – Bit Diagonal Parity Method” , 2nd IEEE International Conference on Electrical Engineering and Information and Communication Technology (ICEEICT) , 21-23 May 2015.

J. Athira and B. Yamuna, "FPGA Implementation of an Area Efficient Matrix Code with Encoder Reuse Method," 2018 International Conference on Communication and Signal Processing (ICCSP), Chennai, 2018, pp. 0254-0257,

A. J. Olazábal and J. Pleite Guerra, "Multiple Cell Upsets Inside Aircrafts. New Fault-Tolerant Architecture," in IEEE Transactions on Aerospace and Electronic Systems, vol. 55, no. 1, pp. 332-342, Feb. 2019.

IEEE Standard for Error Correction Coding of Flash Memory Using Low-Density Parity Check Codes," in IEEE Std 1890-2018 , vol., no., pp.1-51, 28 Feb. 2019.

Li, Jiaqiang & Xiao, Li & Reviriego, Pedro & Zhang, Rongsheng. (2018). Efficient Implementations of 4-Bit Burst Error Correction for Memories. IEEE Transactions on Circuits and Systems II: Express Briefs. PP. 1-1. 10.1109/TCSII.2018.2817390.

Samanta, J., Bhaumik, J. & Barman, S. “Compact and power efficient SEC-DED codec for computer memory”. Microsyst Technol (2019). https://doi.org/10.1007/s00542-019-04366-7.

Liwen Liu, Yiqi Zhuang, Li Zhang, Hualian Tang, Siwan Dong, “Proactive correction coset decoding scheme based on SEC-DED code for multibit asymmetric errors in STT-MRAM”, Microelectron. J. 82: 92-100 (2018)

Dang, Khanh & Tran, Xuan-Tu. (2019). An Adaptive and High Coding Rate Soft Error Correction Method in Network-on-Chips. VNU Journal of Science: Computer Science and Communication Engineering. 35. 10.25073/2588-1086/vnucsce.218.

M.s, Sunita. (2013). Error Detection and Correction in Embedded Memories Using Cyclic Code. 10.1007/978-81-322-1524-0_16.

Alfonso Sanchez-Macian, Pedro Reviriego, Juan Antonio Maestro, “Hamming SEC-DAED and Extended Hamming SEC-DED-TAED Codes Through Selective Shortening and Bit Placement”, IEEE Transactions on Device and Materials Reliability, Vol. 14, No. 1, pp. 574-576, March 2014.

Luis-J. Saiz-Adalid, Pedro Gil, Juan-Carlos Ruiz, Joaquin Gracia-Moran, Daniel Gil-Tomas, J.-Carlos Baraza-Calvo, “Ultrafast Error Correction Codes for Double Error Detection/ Correction”, 12th European Dependable Computing Conference, pp. 108-116, 2016.

Pedro Reviriego, Jorge Martinez, Salvatore Pontarelli and Juan Antonio Maestro.”A method to Design SEC-DED-DAEC Codes with optimized decoding”, IEEE Transactions on Device and Materials Reliability, Vol. 14, No. 3, pp. 884-889, September, 2014.

Vijay Tawar, Rajani Gupta, “A 4-Dimensional Parity based Data Decoding Scheme for EDAC in Communication Systems”, Internal Journal for Research in Applied Science and Engineering Technology (IJRASET), Vol.3, Issue. IV, pp. 183-191, April, 2015.

Matrix Code Based Multiple Error Correction Technique for N-Bit Memory Data”, International journal of VLSI Design & Communication Systems (VLSICS), Vol. 4, No.1, pp. 30-37, February 2013.

Argryides et al., “Matrix Codes for Reliable and Cost Efficient Memory Chips”, IEEE Transactions on VLSI Systems, Vol. 19, pp.420-428, March 2011.

T. Maheswari, Mr. P. Sukumar, “Error Detection and Correction in SRAM Cell using Decimal Matrix Code”, IOSR Journal of VLSI and Signal Processing (IOSR - JVSP), Vol. 5, Issue 1, pp. 9-14, January – February, 2015.

Avijit Dutta and Nur A. Touba, “Multiple Bit Upset Tolerant Memory Using a Selective Cycle Avoidance Based SEC-DED-DAEC Code”, 25th IEEE VLSI Test Symmposium (VTS’07), 0-7695-2812-0/07, IEEE, 2007.

Ms. Neelima K, Dr. C. Subhas, “Multiple Adjacent Bit Error Detection and Correction Codes for Reliable Memories: A Review”, First International Conference on Communications, Signal Processing and VLSI (IC2SV2019), National Institute of Technology, Warangal, October 26-27, 2019.

Ms. Neelima K, Dr. C. Subhas, “Efficient Adjacent 3D Parity Error Detection and Correction Codes for Embedded Memories”, International Conference on Electronics, Computing and Communication Technologies, CONECCT 2020 organized by IEEE Bangalore Section, India during, July 2-4, 2020.

T. E. Santhia, R. H. R. Bharathi and M. Revathy, "Error detection and correction using decimal matrix code: Survey," 2017 IEEE International Conference on Electrical, Instrumentation and Communication Engineering (ICEICE), Karur, 2017, pp. 1-5, doi: 10.1109/ICEICE.2017.8191867.

Ahilan A. and Deepa P., "Modified Decimal Matrix Codes in FPGA configuration memory for multiple bit upsets," 2015 International Conference on Computer Communication and Informatics (ICCCI), Coimbatore, 2015, pp. 1-5, doi: 10.1109/ICCCI.2015.7218146.

Sabeen, Samia and Nussaȉbah B Raja. “Enhanced Memory Reliability Using Parity Matrix Code” 2014.

S. Manoj and C. Babu, "Improved error detection and correction for memory reliability against multiple cell upsets using DMC & PMC," 2016 IEEE Annual India Conference (INDICON), Bangalore, 2016, pp. 1-6, doi: 10.1109/INDICON.2016.7839094.

Neelima Koppala, Chennapalli Subhas, “Low Overhead Optimal Parity Codes”, Telkomnika (Telecommunication Computing Electronics and Control), Vol 20, No. 3, June 2022, pp. 501-509.