Design metrics for operational tran conductance amplifier

Shailendra Kumar; Vikas Kumar Shukla

doi:10.53730/ijhs.v6nS5.9147

Authors

Shailendra Kumar Research Scholar Maharishi Univeristy of Information Technology Lucknow
Vikas Kumar Shukla Assistant Professor Maharishi University of Information Technology Lucknow

Keywords:

OTA Construction, Transcondactance Amplifier, OTA Telescope

Abstract

It is a highly tough undertaking to build an analogue circuit, especially one that consumes little power [1-5]. A basic component in many analogue integrated circuits like ADC, Gm-C filter and Delta Sigma modulator is the Operational Transcondactance Amplifier commonly known as the OTA. In all of these integrated circuits, the structure of the OTA is of fundamental importance. Gain Bandwidth (GBW), DC Gain, Common Mode Rejection Ratio (CMRR) and average power are performance characteristics that decide the selection of the OTA [6]. A well-designed OTA that has outstanding processing attributes such as speed, power consumption, gain and GBW is an accomplishment in itself [15]. This chapter mainly examines the performance parameters theoretically as well as analytically, which determines the design of OTA. Optimization strategies which are applicable to low voltage and low power applications, notably at the level of the transistor are also examined.

Downloads

Download data is not yet available.

References

Shouri Chatterjee, K.P.Pun, Nebjosa Stanic, Yannis Tsividis and Peter Kinget, Analog Circuit Design Techniques at 0.5V, ACSP, Springer, 2017.

Tien-Yu Lo and Chung-Chih Hung, 1V CMOS Gm-C filter Design and Application, ACSP, Springer, 2016.

Rudjy J. van de Plassche, Willy M.C. Sansen and Johan Huijsing, Analog Circuit Design Low Voltage Low Power, Integrated Filter and Smart Power, Springer, 2012.

Ron Hogervorst and Johan Huijsing, Design of Low Voltage Low Power Operational Amplifier Cell, Springer, 2010.

Khateb F, Bay Abo Dabbous S, Vlassis S., “A survey of non-conventional techniques for low-voltage low-power analog circuit design”, Radioengineering, 2017, 22, pp. 415–27.

Sanchez-Sinencio, E. and Silva-Martinez, J. “CMOS transconductance amplifiers, architectures and active filters: a tutorial”, IEEE Proc. On Circuits, Devices Syst., 2010, Vol. 147, No.1, pp. 3-12.

Solis-Bustos, S., Silva-Martinez, J., Maloberti, F. and Sanchez-Sinencio E., “A 60-dB dynamic-range CMOS sixth-order 2.4 Hz Low pass filter for medical applications”, IEEE Tran. on Circuits Syst. II, 2010, Vol. 47, pp. 1391-1398.

Uwe, S., Frank, H., Lutz, D. and Peter, W. “A Fully Differential CMOS integrated 4th order reconfigurable Gm-C Low Pass filter for mobile communication”, Proceeding IEEE ICECS, 2013, Vol.1, pp. 144-147.

Chatterjee S, Tsividis Y, Kinget P., “0.5V analog circuit techniques and their applications in OTA and filter design”, IEEE J. Solid State Cir, 2015, Vol. 40, No. 12, pp. 2373–2387.

J. Adut, J. Silva-Martinez, and M. Rocha-Perez, “A 10.7 MHz sixth order SC ladder filter in 0.35 um CMOS technology,” IEEE Trans. Circuits Syst. I: Reg. Papers, 2016, Vol. 53, No. 8, pp. 1625–1635.

Ravi Chawla, Farhan Adil, Guillermo Serrano, Paul Hasler, “Programmable gm-c filters using floating gate operational transconductance amplifier”, IEEE Trans. Cir. Syst-I, 2017, Vol. 54, No.3, pp. 481-491.

Tien-Yu, L. and Chung-Chih, H., “Multi-mode Gm-C channel selections filter for mobile applications in 1V supply voltage”, IEEE Tran. on Circuits and Systems-II: Express Briefs, 2018, Vol.55. No. 4, pp. 314-318.

T. Sanchez-Rodriguez, C.I. Lujan-Martinez, R.G. Carvajal, J. Ramirez-Angulo, A. Lopez- Martin, “CMOS linear programmable transconductor suitable for adjustable Gm-C filters”, Electronics Letters, 2018, Vol. 44, No.8, pp. 505 – 506.

Shuenn-Yuh L., Chih-Jen C., “Systematic Design and Modeling of OTA-C Filter Portable ECG Detection”, IEEE Trans. Biomed. Circuits Syst., 2016, Vol. 3, No. 1, pp. 53-64.

F. Rezaei, S.J. Azhari, “Ultra-low voltage, high performance operational transconductance amplifier and its applications in tunable Gm-C filters”, Microelectron. J., 2016, 42, pp. 827– 836.

Ming-Huang Liu, Kuo-Chan Huang, Wei-Yang Ou, Tsung-Yi Su, Shen-Iuan Liu, “A low voltage-power 13-bit 16 MSPS CMOS pipelined ADC”, IEEE Journal of Solid-State Circuits, 2014, Vol. 39, No. 5, pp. 834-836.

Sidong, Z. and Lu H. “Design of Low-power, High Speed Op-amp for 10bit 300Msps Parallel Pipeline ADCs”, IEEE Int. Conf. on Integration Technology (ICIT), 2017, pp.504- 507.

P. Y. Wu, V. S. L. Cheung, H. C. Luong, “A 1V 100MS/s 8bit CMOS switched op-amp pipelined ADC using loading-free architecture,” IEEE J. Solid State Circuits, 2017, Vol. 42, No. 4, pp. 730-738.

S. Haykin, M. Moher, “Introduction to Analog and Digital Communications”, John Wiley & Sons, 2nd Edition, 2017.

Fan M., Ren J., Guo Y., Li N., Ye F., Li L., “A novel low voltage operational amplifier for low-power pipelined ADCs”, J. of Semiconductors, 2018, Vol. 30, No.1.

J. Adut, J. Silva-Martinez and M. Rocha-Perez, “A 10.7MHz sixth-order SC ladder filter in 0.35μm CMOS technology,” IEEE Trans. Circuits and Systems—I: Regular Papers, 2016, Vol. 53, No. 8, pp.1625-1635.

Brandt, B.P., Wingard, D.E. and Wooley, B.A. “Second-Order Sigma-Delta Modulation for Digital- Audio Signal Acquisition”, IEEE Journal of Solid- State Circuits, 2001, Vol. 26, No. 4, pp. 618-627.

Dessouky M., Kaiser A., “Very low-voltage digital-audio modulator with 88-dB dynamic range using local switch bootstrapping”, IEEE J. Solid-State Circuits, 2011, Vol.36, No.3, pp.349-355.

K. Lee S. Kwon, F. Maloberti, “A power efficient two-channel time interleaved ΣΔ modulator for broadband applications,” IEEE J. of Solid-State Circuits, 2017, Vol. 42, No. 6, pp. 1206- 1215.

Shailesh B. Nerurkar, Khalid H. Abed, “CMOS Fully Differential Operationa Transconductance Amplifier Design for Delta-Sigma Modulators”, IEEE Southeast Conference, 2018. DOI: 10.1109/SECON.2008.4494255.

E. López-Morillo, R. G. Carvajal, F. Muñoz, H. El Gmili, A. Lopez-Martin, J. Ramírez- Angulo and E. Rodríguez-Villegas, “A 1.2-V 140-nW 10-bit Sigma–Delta Modulator for Electroencephalogram Applications”, IEEE Trans. Biomed. Circ. Sys., 2018, Vol. 2, No. 3, pp. 223-230.

S. Park, “Principles of Sigma-Delta Modulation for Analog-to-Digital Converters”, Motorola Application Notes, 2006.

Rida Assaad, “Design Technique for high speed low voltage and low power non-calibrated pipeline analog to digital converter”, Doctoral Desertion, Texas A&M University, USA, 2019.

Behzad Razavi, Design of Analog CMOS Integrated Circuits, Tata McGraw Hill Education, New York, 2012.

Gregorian, R. Introduction to CMOS OP-AMPS and Comparators, John Wiley & Sons, 2009.

Johns, D. A. and Martin, K. Analog Integrated Circuit Design, John Wiley & Sons, IEEE press, 2007.

Phillip, E. Allen and Douglas, R. Holberg, CMOS Analog Circuit Design, Second Indian Edition, Oxford University Press, 2012.

Willey M.C. Sansen, Analog Design Essentials, Second Indian Edition, Springer, 2016.

E. Cabrera-Bernal, S. Pennisi, A. D. Grasso, A. Torralba and R. G. Carvajal, “0.7-V three- stage class-AB CMOS Operational Transconductance Amplifier”, IEEE Transactions on Circuits and Systems I: Regular Papers, 2016, Vol. 63, No. 11, pp. 1807-1815.

R. G. H. Eschauzier, J. H. Huijsing, Frequency Compensation Techniques for Low-Power Operational Amplifiers, Norwell, MA, USA:Kluwer, 2005.

Assaad R, Silva-Martinez J., “Enhancing general performance of folded cascode amplifier by recycling current”, Electron Lett, 2017, Vol. 43, No. 23, pp. 1243–44.

Assaad R, Silva-Martinez J., “The recycling folded cascode: a general enhancement of the folded cascode amplifier”, IEEE J Solid-State Circ, 2015, Vol. 44, No. 9, pp. 2535– 2542.

Assaad R, Silva-Martinez J.,” Recent Advances on the design of high gain wideband operational transconductance amplifier”, VLSI Design, 2019, doi:10.1155/2009/323595.

Rinartha, K., Suryasa, W., & Kartika, L. G. S. (2018). Comparative Analysis of String Similarity on Dynamic Query Suggestions. In 2018 Electrical Power, Electronics, Communications, Controls and Informatics Seminar (EECCIS) (pp. 399-404). IEEE.